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We demonstrate a tunneling and rectification behavior in bilayer graphene. A
stepped dielectric top gate creates a spatially modulated electric field, which opens
the band gap in the graphene and produces an insulating region at the p-n interface.
A current-voltage relationship exhibiting differential resistance peak at forward bias
stems from the tunneling current through the insulating region at the p-n interface.
The tunneling current reflects singularities in the density of states modified by the
electric field. This work suggests that the effect of carrier charge tuning by external
electric field in 2D semiconductors is analogously to that by impurity doping in 3D
semiconductors.
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I. INTRODUCTION
In an atomically-thin two-dimensional (2D) conductor like graphene, carrier charges can
be induced with an external electric field[1]. Inducing carrier charges by an electric field
is one significant advantage of 2D conductors, because it provides uniformly distributed
carrier charges and overcomes the problem of random spatial fluctuation of dopants[2]. This
random fluctuation is one of the important problems in nanoelectronics that use traditional
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2intrinsic semiconductors. A top gate that induces distinct localized electric fields in the 2D
conductor can produce distinct regions with different carriers, thus forming a p-n junction
in graphene that are required for devices[3, 4]. Klein tunneling[5, 6] and quantum Hall
edge modes[7, 8] have been observed in these junctions. In monolayer graphene, such gate-
controlled p-n junctions have been demonstrated increase the resistance through the active
regions. However, an efficient barrier to current flow that will produce diode current-voltage
characteristics has not yet been reported. An efficient barrier requires a potential barrier
region to be induced in a 2D conductor with a bandgap.
In this paper, we report the realization of such a barrier region at a p-n junction in bilayer
graphene (BLG), the first observation of tunneling through a p-n junction induced by electric
fields in semiconducting BLG, and the first instance of rectification in a device based on a
2D material. We observed a differential resistance peak at forward source-drain bias. We
attribute this peak to tunneling between p and n regions, and credit it for diode behavior
similar to what is observed in a 3D Esaki diode[9–11]. We employed a uniform bottom gate
and a stepwise top gate to form a p-n interface. A thin top gate dielectric (less than 10 nm)
[12] is critical to shrink the spatial transition between p and n regions. The electric field
between the top gate and the bottom gate opens a band gap in the BLG[13–18], making a
tunnel barrier between p and n regions. As this is the first instance of rectification in 2D, we
anticipate our approach will provide a starting point for creating gate-controlled diodes in 2D
conductors. Furthermore, a gate-controlled p-n junction would be utilized in optoelectronic
devices operating in the THz regime[19, 20], which is covered by the gate-tunable range
of the band gap in BLG. Utilizing the tunneling effect has an advantage for high speed
electronics which would be one major application area for graphene electronics[21].
II. EXPERIMENTAL APPROACH
An electric field produced by a stepped-gate can generate opposing charges under each
half of the gate (Fig. 1(a)). A charge-neutral region exists under the step. If the 2D
semiconductor has a band gap, charge carriers are depleted in the charge-neutral region.
The depletion region has an in-plane electric field which originates from the gate electric
field, canceled partially by the electric field from charge carriers in the 2D semiconductor.
This mechanism sharply contrasts the impurity-doped p-n junction in a 3D semiconductor,
3where carrier recombination produces a depletion region. The depletion of carriers leaves
charged donor and acceptor impurities, resulting in a built-in electric field[9]. We note
that the charge-neutral region and charged region in the gate-controlled p-n junction is
opposite from the impurity-doped one: In the gate-controlled one, the depletion region is
charge-neutral, while p and n regions are charged by carriers. In the impurity-doped one,
the depletion region is charged by dopants (donors and acceptors), and uniform regions are
charge-neutral. In spite of these differences, a model based on electrostatics suggests that
the gate-controlled p-n junction in 2D mirrors the operation of the impurity-doped one in
3D (Appendix A).
III. SAMPLE FABRICATION
BLG samples were prepared from kish graphite by the mechanical cleavage method[1] and
adhered on to a highly-doped Si substrate with a 90-nm-thick SiO2 surface layer. A graphene
sample with multiple electrodes was patterned by oxygen plasma etching for four-terminal
measurements (Fig. 1(b)). The bilayer channel was 0.4 µm in width and was sandwiched
between a substrate bottom gate and a stepped top gate. The top gate was composed of two
regions with different gate dielectric thicknesses. Half of the area of the graphene channel
(surrounded by dashed lines in Fig. 1(b)) was covered by a 5-nm-thick layer of SiO2. Then,
the entire area of the graphene between the voltage terminals was covered by a 30-nm-thick
Al film. The sample was exposed to air for several hours for partial oxidization of the Al
film. An oxidized (AlOx) layer formed not only on the surface but also at the interfaces of
Al/graphene[18, 22, 23] and Al/SiO2[24, 25]. The SiO2 layer between part of the graphene
and the AlOx layer, increases the dielectric thickness over that region[26] which results in
the formation of a stepwise junction in the top gate (Fig. 1(c)). When a voltage is applied
to the top gate, two different electric fields are simultaneously applied to the individual
regions. The field effect mobilities extracted from the gate voltage dependence were 1300
cm−2V−1sec−1 for electrons and 1800 cm−2V−1sec−1 for holes, independent of the dielectric
thickness.
4IV. RESULTS AND DISCUSSION
The two gate regions with different dielectrics thicknesses create charge neutrality point
(CNP) ridges with different slopes in the Vbg-Vtg plane. Figure 1(d) shows a contour plot of
the resistance R0 through the junction as a function of Vbg and Vtg. The two ridges separate
the Vbg-Vtg plane into p-p, p-n, n-p, or n-n combinations of carrier polarity in the graphene.
On the ridge of CNPs, the height of the resistance peak increased with an increasingly
negative electric field (Vbg → −40 V) as an evidence of the band gap opening under the
electric field[18]. From the slope of the CNP lines, we can extract the top gate capacitance
values[3]: Ctg1 = 9.3×10−3 F/m2 in the thick region and Ctg2 = 5.5×10−3 F/m2 in the thin
region. If we assume the dielectric film is simply composed of SiO2, equivalent thicknesses
are approximately 3.7 nm (= d1) and 6.3 nm (= d2), respectively. The stepwise top gate
causes a transient region of ∼ 5 nm which gives a width of the insulating region WD (Fig.
1(e) and Appendix A).
In an actual bilayer of graphene with a band gap, a disordered potential forms a band
tail[27]. The band structure forms two peaks in the density of states (DOS) at the edge of
the valence band and the conduction band[28, 29]. The energy gap between the two peaks
Eg hardly depends on disorder, and is almost identical to the band gap in the unperturbed
system[30]. This gap can be extracted from the temperature dependence of the conductance
at the CNP[18]. The CNP conductance comprises the intrinsic band conduction and the
hopping conduction via localized states which make up the band tail. The former has a
thermal activation energy Eg/2. Extracted Eg is ∼ 0.2 eV at Vbg = −40 V both in the thin
and thick dielectric region. The band gap makes an insulating region inserted between the p
and n regions. Using this band gap, we estimate tunneling probability across the junction to
be 0.07 and the tunnel resistance Rt to be several kΩ (Appendix B). The hopping conduction
causes leakage current coexisting with the tunnel conduction. The leakage resistance is
estimated to be RL ∼ 1 kΩ (Appendix B), which is comparable to the tunnel resistance.
Then, the junction resistance, Rj = 1/(1/Rt + 1/RL), is on the order of 1 kΩ. Using this
value, it is estimated that the voltage drop at the junction Vj is a few percent of Vds.
The differential resistance dVds/dI was measured in a four-terminal configuration across
the p-n junction as a function of the source-drain voltage Vds, rather than the leakage
current, to investigate the junction property because the differential resistance is sensitive
5to a nonlinear tunneling current. We found a dVds/dI peak for a large bottom gate voltage
(Vbg = −40 V) that opens the band gap (Fig. 2(a)). The peak was not observed for a bottom
gate voltage (Vbg = −32 V) that was too small to open the band gap (bottom-right inset of
Fig. 2(a)). The increase of the dVds/dI at large Vds is caused by charge redistribution by the
Vds bias[31]. The peak appeared at a forward bias of Vds ∼ 50 mV, regardless of Vbg or Vtg
(Fig. 2(b)). The peak height depends on the bottom gate voltage and became pronounced
when the gate electric field was increased by applying Vbg (Fig. 2(c)).
We analyze the dVds/dI peak observed in the experiment. A DOS diagram of the un-
biased p-n junction is illustrated in Fig. 3(a)i). The voltage drop, V j, depresses the
energy in the p-type side (Fig. 3(a)ii)). The tunneling current, It, from the p to n
region is given by It ∝ Tt ∫ [f(E − EF)− f(E − EF + eVj)]Dn(E)Dp(E + eVj)dE, where
f(x) = 1/ [exp(x/kBT ) + 1] is the Fermi distribution function, and Dp(ε) and Dn(ε) are the
DOS at the energy level ε (measured from the mid-gap) for the p-type and n-type sides[9].
The tunneling current reaches a maximum when the peaks in Dp(E + eVj) and Dn(E) align
at the energy level (Fig. 3(a)ii)). For a larger Vj, the tunneling current becomes smaller be-
cause the DOS peaks go out of alignment (Fig. 3(a)iii)). As a result, the tunneling current
has a peak that is a function of Vds. In the total current, the tunneling current becomes
indistinguishable from the leakage current via localized states when the leakage current is
comparable to or larger than the tunneling current. The peak structure displayed a dVds/dI
peak, as shown in Fig. 3(b), which was observed at Vds ∼ 50 mV. Because the voltage drop
at the junction is a few percent of Vds, the energy difference between the Fermi level and
the band edge must be on the order of a few meV.
The temperature dependence of the dVds/dI peak (Fig. 4(a)) gives reasonable sup-
port to the model of the tunnel junction discussed above. Using the Sommer-
feld expansion in terms of temperature[32], the tunneling current is proportional to
Tt
∫ EF
EF−eVj [P (E) + a1(kBT )
2P ′′(E)] dE within the second order of the temperature T , where
P (E) = Dn(E)Dp(E + eVj), P
′′(E) = d2P (E)/dE2, and a1 = 12
∫∞
−∞ x
2
(
− d
dx
1
exp(x)+1
)
dx ∼
1.6. The function P (E) represents a density of states for elastic tunneling between the p
and n region. Because a temperature coefficient for the second order is proportional to
the integration of P ′′(E) around the Fermi level, a trend of the tunneling current in the
temperature dependence is determined by convex upward or downward in the P (E). For a
peak in tunneling current, P (E) has a peak around the Fermi level, i.e. P ′′(EF) < 0 (Fig.
64(b)). Thus, the tunneling current decreases with increasing T . This trend can be observed
in the temperature dependence of dVds/dI-Vds, as shown in Fig. 4(a); the decrease in the
tunneling current peak causes the dVds/dI peak to diminish as the temperature increases
(Fig. 4(c)). The decrease in the tunneling current peak also leads to the Vds dependence
in the dVds/dI-T curve (Fig. 4(d)). At a low Vds bias (Vds = 0), dVds/dI becomes larger at
higher temperatures, reflecting the decrease in the tunneling current. In contrast, at higher
Vds bias voltages, dVds/dI becomes smaller at higher temperatures, reflecting the decrease
in the dVds/dI peak (Fig. 4(c)). Here, a second-order temperature coefficient (1.3 × 10−5
K−2) is extracted from the dVds/dI-T curve at the dVds/dI maximum (Vds = 50 mV). A
corresponding energy for the temperature coefficient is 20 meV. Because the temperature
coefficient (∝ P ′′(EF)) determines the sharpness of the P (E) peak, the corresponding energy
represents a broadness of the peak, caused by band tail of the DOS. This indicates that the
band tail width is approximately 20 meV which on the order of 10% of the energy gap Eg.
The thermal energy at higher temperatures also generates a leakage current via localized
states. The leakage current becomes larger with higher T , while the tunneling current
becomes smaller. The tunneling current is more dominant than the leakage current in
the temperature dependence, because the dVds/dI at Vds = 0 becomes larger at higher
temperature. The overall trend of the dVds/dI peak observed in this experiment is similar
to the negative differential resistance (NDR) of the Esaki diode[9–11]. For a larger NDR
in graphene, the leakage current must be suppressed. The impurity states in the band gap
under high electric field are the most probable cause of the leakage current. Thus, reducing
impurities and defects is important for fabricating a diode device governed only by the
tunneling effect.
V. CONCLUSIONS
We observed clear tunneling signals in semiconducting BLG p-n junctions. This provides
the first experimental evidence for the existence of conduction barrier in gap tunable atomic-
layer conductors, which is essential to realize wavelength-tunable optoelectronic devices.
We also identified localized states as the source of the diffusion current within the band
gap, which highlights the importance to exclude the impurities and disorder in graphene to
improve performance. With appropriate biasing conditions and transparent top gate stacks
7for THz electromagnetic waves, novel wavelength-tunable optoelectronic devices would be
viable in BLG.
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Appendix A: Width of the Depletion Region
We derive a Poisson equation to describe the electric potential profile in a double-gated 2D
semiconductor. Here, we define a 2D conductor as a thin conductor which is much thinner
than electric field screening length. Monolayer and bilayer graphene fit to the definition [22].
In the 2D semiconductor, the charge distribution along the thickness direction is negligible.
The 2D semiconductor (thickness ds, dielectric constant εs) is sandwiched between a bottom
gate and a top gate (Fig. A·1(a)). We consider a small region in the semiconductor from
a position x to a position x + ∆x. Gauss’s law gives a relationship among the top gate
electric field (Et), the bottom gate electric field (Eb), the electric field in the semiconductor
plane (Ei), and charge density in the small region q(x): εs (Ei(x+ ∆x)− Ei(x)) ds + (εtEt−
εbEb)∆x = q(x)∆x, with εt and εb as the dielectric constant of the top gate insulator and
the bottom gate insulator, respectively. Taking the limit as ∆x approaches zero, we have a
one-dimensional Poisson equation for the electric potential (Ψ) in the 2D semiconductor,
d2Ψ
dx2
= −dEi
dx
=
εtEt − εbEb − q(x)
εsds
. (A1)
Here, we assume that the top gate electric field is changed abruptly at the junction, such
as Et = Etn for x ≤ 0 and Et = Etp for x > 0 (abrupt junction). The Ψ is constant
in homogeneous regions which are sufficiently distant from x = 0. In these regions, the
electric field in the semiconductor is zero (Ei = −dΨ/dx = 0), and the charge density
is homogeneous (q(x) = εtEt − εbEb). A p-n junction is formed at x = 0 for eNp ≡
εtEtp − εbEb > 0 and −eNn ≡ εtEtp − εbEb < 0. There is a transient region form p to
8n around x = 0. If the 2D conductor has the band gap, charge carriers are depleted from
the transient region. Assuming that |q(x)| is much smaller than eNp and eNn, the Poisson
equation in the depletion region becomes,
d2Ψ
dx2
=
eNp
εsds
(for the p side),
−d
2Ψ
dx2
=
eNn
εsds
(for the n side).
These equations have same form as in a 3D p-n junction[9], in which the acceptor density
(NA) and the the donor density (ND) are replaced by Np/ds and Nn/ds, respectively. Use
the same solution method for the 3D case, we obtain a depletion region width for the abrupt
junction,
W abruptD =
√√√√2εsds
e
Np +Nn
NpNn
∆Ψ ,
where ∆Ψ is the electrical potential difference between the p side and the n side. Using
typical values in our experiment (Np ∼ Nn ∼ 2 × 1012 cm−2, εs = 3.0ε0 for graphite[33],
ds = 0.67 nm for bilayer graphene, and ∆Ψ ∼ Eg = 0.2 eV), the transient region width is
W abruptD ∼ 2 nm.
The abrupt junction model is applicable only when the transient region, in which the
top gate electric field changes from Etn to Etp , is narrower than the W
abrupt
D . If not, we
have to take the transient region width as the depletion region width WD[9]. In the stepwise
top gate, the top-gate dielectric thickness is changed from d1 to d2 (d1 < d2) at position
x = 0 (thick solid line in Fig. A·2(a)). An electric potential, φ(x, z), between graphene
and the top gate is obtained by solving a Poisson equation numerically with a boundary
condition, φ = 0 at the graphene (z = 0) and φ = 1 at the top gate (z = d1 for x ≤ 0, and
z = d2 for x > 0) (Fig. A·2(a)). In the calculation, SiO2-equivalent thickness of the dielectric
layer (d1 = 3.7 nm and d2 = 6.3 nm) is used. The electric field component normal to the
graphene, E⊥ ∝ −∂φ/∂z|z=0, changes with a 5-nm-wide transient region around x = 0 (Fig.
A·2(b)). In the transient region, the electric field has a tangent component to the graphene,
E‖ ∝ −∂φ/∂x, at the vicinity of the graphene surface (Fig. A·2(c)). Since the transient
region is wider than the W abruptD (∼ 2 nm), the transient region width gives the depletion
region width, i.e., WD ∼ 5 nm.
9Appendix B: Estimation of Band Diagram and Junction Resistance
Equation (A·1) gives the charge density q(x) in graphene sandwiched by top and bottom
gates, q(x) = εtEt − εbEb + εsdsdEi/dx. The gate electric fields are proportional the gate
voltages, giving q(x) = −Ctg(x)Vtg−CbgVbg+εsdsdEi/dx+q0 with Ctg(bg) as local capacitance
for the top (bottom) gate and q0 as the charge density for Vbg = Vtg = 0. Three typical band
diagrams for graphene with spatially modulated charge density are mentioned in Fig. B·1(a)-
1(c), corresponding to p-p, n-p, and n-n combinations. In the resistance measurement, these
combinations are separated by the two ridges of CNP (Fig. B·1(d)). On the CNPs, the
Fermi level is at the mid-gap of the right or left side in the stepwise modulation.
For the Vtg fixed in between the two CNPs, a spatial modulation forming a junction with
p- and n-region is generated. When the Vbg is applied to the p-n junction, the p- and the
n-region are separated by the tunneling barrier caused by the band gap (Fig. B·1(b)). The
charge density in each p- (or n-) region is given by qp(or n) = −Ctg(Vtg − V p(or n)CN ), where
V
p(or n)
CN is the top gate voltage for the CNP in the p(or n)-region. When the Vbg = −40 V
and Vtg = 1.0 V (corresponding to “(b)” in Fig. B·1(d)) are applied, qp/e = 1.7× 1012 cm−2
(or qn/e = 2.5 × 1012 cm−2) is extracted from V pCN = 1.5 V (or V nCN = 0.57 V). The carrier
density qp(or n)/e equals to integration of the density of states (DOS) from the mid-gap to
the Fermi level. The typical charge density qp/e ∼ qn/e ∼ 2× 1012 cm−2 in our experiment
is similar to that in reported experiments on graphene p-n junction [3, 4].
An ideal DOS (D) without band tail is given as a function of the energy (ε) measured from
the mid-gap: D(ε) ∼ (t⊥/c2)
√
∆/|ε− Eg/2| for |ε| > Eg/2 and D(ε) = 0 for |ε| ≤ Eg/2,
with ∆ as the potential difference between the two graphene layers and c(∼ 1× 106 m/s) is
the Dirac velocity in graphene [29]. The ∆ is related to the potential difference between the
two graphene layers by Eg = 2(∆ −∆3/t⊥2), where t⊥(∼ 0.3 eV) is the interlayer hopping
integral[34], giving ∆ ∼ 0.12 eV for Eg ∼ 0.2 eV. Because the DOS of the graphene has a
singularity at the band edges (ε = ±Eg/2) [28, 29], the Fermi level Ep (or En) measured
from the band edge of the p- (or n-) region is related to the charge density qp (or qn) as
qi/e = − ∫ αi(Eg/2+Ei)0 D(ε)dε = −αi(2t⊥/c2)√∆ · Ei (i = p or n), where αp = −1 and αn = 1.
Using typical values of the carrier density of qp/e = qn/e ∼ 2 × 1012 cm−2 with potential
difference between the two layers ∆ ∼ 0.12 eV and Eg = 0.2 eV in our experiment, the
Fermi level of the Ep and En in the each side of p-n junction are a few meV. These values
10
are two orders smaller than the energy gap Eg, indicating that the Ep and the En are very
close to the singularity peak in the each regions. In a realistic semiconductor graphene with
band tails caused by localized states, the singularity peak becomes broader with increasing
the density of localized states [28, 29]. Except for the graphene extremely disordered, the
Ep and En are still much smaller than the Eg, and are close to the band edges. Thus, the
band diagram measured in the p-n junction can be described as Fig. B·1(b).
The magnitude of the junction resistance can be roughly estimated from the band di-
agram. The junction resistance consists of a parallel combination of a tunnel component
and a leakage component. The tunnel component is estimated by the tunneling probabil-
ity of an electron at the junction and the number of states involved in the tunneling. At
the junction, the potential gradient is F ∼ Eg/WD ∼ 0.04 eV/nm, which leads to a tun-
neling probability across the junction of Tt = exp
[
−4√2m∗Eg3/2/(3h¯F )
]
∼ 0.07, where
m∗ = t⊥2/4∆c2 ∼ 0.03me for ∆ = 0.12 eV, me is the bare electron mass, and c ∼ 1 × 106
m/s is the Dirac velocity in graphene, for low energy states in a “Mexican hat” band
structure[9, 13, 29, 34]. Landauers formula gives the tunnel conductance 1/Rt ∼ N(e2/pih¯)Tt
, where N is the number of quantized wavenumber states in the channel-width direction and
h¯ is Planck’s constant. Even at the band edge, the Mexican hat band structure has a non-
zero wavenumber range from 0 to k0, where k0 = ∆/h¯c (∼ 0.2 nm−1 for ∆ = 0.12 eV)[13, 34].
The range of the wavenumber in the p-type and n-type region is approximately 0 to k0, be-
cause the Fermi level is close to the band edge. N is roughly k0W/pi ∼ 30 (W ∼ 0.4 µm
is the channel width) because the wavenumber is quantized[35] by pi/W . Thus, the tunnel
resistance Rt is estimated to be several kΩ. The leakage conduction via localized states
coexists with the tunnel conduction. The leakage resistance is expressed as RL ∼ ρ0WD,
where ρ0 is the residual resistance at the mid-gap states; that is, the resistance per unit
length at the CNP. Using ρ0 ∼ 0.2 kΩ/nm for Vbg = −40 V, the leakage resistance is on
the order of RL ∼ 1 kΩ. Thus, the leakage current is comparable to the tunneling current.
Finally, the junction resistance obtained, Rj = 1/(1/Rt + 1/RL), is on the order of 1 kΩ.
Using this value, it is estimated that the voltage drop at the junction Vj is a few percent of
Vds, corresponding to a few mV, because the total resistance of the sample is about 40 kΩ.
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FIG. 1: (Color online) (a) Schematic diagram of p-n junction mechanism for a gate-controlled 2D
semiconductor (left) and an impurity-doped 3D semiconductor (right). (b) Optical micrograph
of a BLG p-n junction with a stepwise top gate. The solid lines show the shape of the graphene
channel made by oxygen plasma etching. The dashed lines show the area in which the graphene
is covered by a 5-nm-thick SiO2 layer. (c) Schematic illustration of the cross-sectional view of the
p-n junction. The locally inserted SiO2 layer creates the stepwise structure in the top gate. The
instrumental configuration for a four-terminal measurement is also shown. All transport properties
shown in this paper were acquired in the same configuration. (d) Color map of the linear resistance,
R0, as a function of Vbg and Vtg at T = 80 K, determined at Vds ∼ 1 mV. The dashed lines show
the ridges of the CNPs separating p and n regions. (e) Schematic view of the geometrical structure
of the stepwise top gate (top), the profile of the top gate electric field (middle), and the charge
distribution (bottom). The top gate electric field is estimated numerically (Appendix A).
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FIG. 2: (Color online) (a) Differential resistance, dVds/dI , as a function of the source-drain
voltage Vds for BLG under a relatively large electric field (Vbg = −40 V). The arrow indicates the
dVds/dI peak. The top left inset shows current-voltage curve corresponding to the main panel.
The bottom-right inset shows a dVds/dI-Vds curve for a relatively small electric field(Vbg = −32
V). (b) Distribution of the Vds values for the dVds/dI peaks as a function of Vbg with various values
of Vtg. The red closed symbols correspond to the data shown in (c). (c) dVds/dI as a function of
Vds and Vbg . The Vtg value is selected along the middle point of two ridges of CNPs in Fig. 1(c).
All data were acquired at T = 80 K.
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FIG. 3: (a) Schematic diagram of the DOS for the p-type and n-type sides: i) for the unbiased
condition (Vj = 0) and ii)-iii) for the forward-biased (Vj > 0) conditions. The gray shaded areas
show the density of occupied states with a Fermi distribution. Electron tunneling takes place from
occupied states on one side to unoccupied states on the other side. (b) Schematic I-Vds curve for
the tunneling current (dashed curve), the current via localized states (dotted curve), and the total
current (solid curve). The three conditions in (a) ( i), ii), and iii) ) are identified on the tunneling
current curve and the total current curve.
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FIG. 4: (Color online) (a) Temperature dependence of the dVds/dI curve for Vbg = −40 V and
Vtg = 1.0 V. (b) Schematic diagram of A(E) = Dn(E)Dp(E + eVj) under a forward voltage
drop of Vj corresponding to the tunneling current peak (Fig. 3(a)ii)). (c) Schematic current-
voltage characteristics for the tunneling current at low temperature (thick dashed curve) and high
temperature (thin dashed curve) and the total current with an additional leakage current (Fig. 3(b))
at low temperature (thick solid curve) and high temperature (thin solid curve). (d) Arrhenius plot
of the dVds/dI values extracted from a at fixed values of Vds for a forward bias (Vds > 0). The
dVds/dI values are normalized at T = 80 K. The solid lines represent fittings within second order
of the temperature. The dVds/dI curve is shown for a forward bias at T = 80 K in the inset of (b),
in which the markers indicate the corresponding Vds values in the main panel.
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FIG. A.1: Schematic illustrations of (a) 2D semiconductor sandwiched between a top gate and a
bottom gate and (b) electric field in the semiconductor plane (Ei) and in gate insulators (Et and
Eb)
.
FIG. A.2: (a) Contour plot of electric potential φ with a boundary condition that φ = 0 at the
graphene and φ = 1 at the stepwise top gate. The contour interval is 0.1. (b) Normal component
of the electric field at the graphene surface. (c) Tangent component of the electric field at the
vicinity of the graphene surface (z = 0.1 nm).
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FIG. B.3: (Color online) Schematic band diagrams for combinations of (a) p-p, (b) n-p, and (c)
n-n in the semiconductor graphene with the stepwise top gate. (d) The left panel shows resistance
change as a function of the top gate voltage at fixed Vbg , and the right panel shows a 3D plot
of the resistance as a function of the bottom gate and top gate voltage for the same data in the
middle panel of Fig. 1(c). The left panel corresponds to the cross section in the right panel. The
marked three points in the right panel correspond to the band diagrams (a)-(c).
